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Introduction
High SNDR ADCs are widely used in the mixed-signal SoC in the fields of the both consumer and industrial applications. SAR ADCs are well known as an energy efficiency architecture for low and medium-speed, medium-resolution applications [1] , [2] . Because the resolution of SAR ADC depends on the accuracy of capacitor matching and the offset of comparator, it is difficult to realize a high resolution SAR ADC in nanoscale CMOS technology. On the other hand, the ∆ΣAD modulator reduces the quantization noise in the desired signal band by oversampling and noiseshaping technique, so that it is suitable to realize the high SNDR ADC in nanometer CMOS technology [3] . Normally, high SNDR modulator is realized by the techniques of high-order noise-shaping and/or higher oversampling ratio (OSR). However, high OSR needs high speed operation and increases the total power consumption of the modulator. High-order noise-shaping needs high order integrators with power hungry amplifier. Moreover, it is difficult to realize a high gain, low distortion, wide band-width amplifier in nanometer CMOS technology.
The feed-forward structure is a preferred architecture for ∆ΣAD modulator to tolerate the distortion of the internal amplifier [4] . Multi-bit quantizer can also be chosen to relax the slew-rate requirement on the amplifier to reduce the power of the modulator [3] . When the multi-bit quantizer in the modulator is realized by a flash ADC, the power of the quantizer is still large because of the static current though the resistance ladder and dynamic current of numerous comparators. Furthermore, in conventional feed-forward modulator, an active analog adder using an amplifier is necessary at the input node of the quantizer, which increase the power of the modulator. In order to achieve the maximum power-efficiency of the amplifier in ADC, the use of the dynamic amplifier (eg. logic inverter or ring amplifier) instead of OTA has been proposed and results in dynamic-analog-components-based ADC [5] , [6] . However, since the dynamic analog component needs the reset operation, it limits the operation speed of the circuit. In the previous work, we have proposed an implementation architecture of multi-bit feed-forward ∆ΣAD modulator with passive analog adder and dynamic amplifier [7] . Simulation results also show the feasibility of ∆ΣAD modulator with passive adder embedded SAR quantizer and ring amplifier. As mentioned above, the reset operation of the ring amplifier is required. Furthermore, an asynchronous SAR quantizer is used in the ∆ΣAD modulator. To ensure the amplifier's reset time and asynchronous SAR ADC's operating time in the ∆ΣAD modulator, 4 operation modes (4-phases) are required. As a result, the ∆ΣAD modulator is complicated and the speed of operation is limited.
In this work, we propose a 3-phases ∆ΣAD modulator with ring amplifier and passive adder embedded SAR quantizer to simplify the ∆ΣAD modulator operation modes. The proposed ∆ΣAD modulator can guarantee the reset time for ring amplifier and relax the speed requirement on asynchronous SAR quantizer. SPICE simulations have been done to verify the effectiveness of the proposed architecture and to confirm the performance of the modulator. The peak SNDR of 95.70 dB is reached while OSR=64 for sinusoid input at 219.7 kHz with −4.03 dBFS input amplitude. Figure 1 shows the block diagram of 2nd-order ∆ΣAD modulator using SAR ADC and ring amplifier in our previous work [7] . The switched-capacitor integrator of the ∆ΣAD modulator is realized by the ring amplifier. The operation of ring amplifier is different from the conventional amplifier, the ring amplifier needs to operate alternately between the reset mode and the amplification mode. The output of ring amplifier is disabled at the reset mode, therefore, the load capacitance of the integrator must be connected to the output of the ring amplifier at the amplification mode. Furthermore, because SAR ADC is used as an internal quanCopyright © 2018 The Institute of Electronics, Information and Communication Engineers Fig. 1 A 2nd -order ∆ΣAD modulator with SAR ADC [7] . tizer in the ∆ΣAD modulator, unlike the flash ADC, SAR ADC need to use an extra phase for the sampling operation. Due to the constraint of the above two factors, the clock timing design of the ∆ΣAD modulator using ring amplifier and SAR ADC is much more difficult than the ∆ΣAD modulator using the traditional amplifier and flash ADC. Therefore, the following four factors need to be guaranteed when designing the ∆ΣAD modulator using ring amplifier and SAR ADC, 1 the sampling capacitor of the 2nd integrator and one of the sampling capacitors of the SAR ADC are connected to the output of the 1st integrator at the same time; 2) the sampling capacitor of the 1st integrator and one of the sampling capacitors of the SAR ADC are connected to input signal at the same time; 3) the successive approximation operation of asynchronous SAR ADC also need to use an extra phase; 4) the DAC embedded in the 1st integrator is driven by the output of the SAR ADC quantizer, therefore, the amplification operation of the 1st integrator need to wait for the feedback signal from the SAR ADC output.
Proposed ∆ΣAD Modulator Architecture
Considering the above factors, in order to correctly implement the transfer function of the 2nd-order ∆ΣAD modulator, the ∆ΣAD modulator needs to be operated in 4-phases as shown in Fig. 3 . Figure 3(a) shows the simplified circuit schematic diagram of the ∆ΣAD modulator using SAR ADC and ring amplifier(R-AMP) in the previous work, its timing diagram and the operation mode diagram are shown in Fig. 3 (b) and Fig. 3(c) , respectively. The ∆ΣAD modulator is complicated and the speed of operation is limited.
In this work, in order to simplify the operation phase of the ∆ΣAD modulator to improve the speed of the ∆ΣAD modulator, we propose the ∆ΣAD modulator architecture as shown in Fig. 2 that allows the ∆ΣAD modulator to work in 3-phases. Fig. 4(a) shows the simplified circuit schematic diagram of proposed ∆ΣAD modulator using SAR ADC and ring amplifier(R-AMP) with the simplified operation phase in this work, its timing diagram and the operation mode diagram are shown in Fig. 4 (b) and Fig. 4(c) , respectively. The operation of the proposed modulator can be completed in 3-phases, so that the speed of modulator can be improved than that in the previous work. Although the operation timing of these two kinds of ∆ΣAD modulator ( Fig. 1 and Fig. 2 ) are different, the architecture of the proposed ∆ΣAD modulator (Fig. 2) can still realize the 2nd-order noise shaping transfer characteristic that can be proved as the following.
In Fig. 2 , u(n) is the input, v(n) is the output of the ∆ΣAD modulator. The input signal of the quantizer y(n) is given as
where x 1 (n) is the output signal of the 1st integrator, x 2 (n) is the output signal of the 2nd integrator.
Since the output signal of the 2nd integrator obeys the following relationship
by combining it with (1) and (2) will lead to
Consequently, the architecture of the ∆ΣAD modulator can be changed as shown in Fig. 2 . The output signal of the ∆ΣAD modulator is obtained as
The z-domain expression of Eq. (4) can be expressed as
In Fig. 2 , the z-domain expression of the 1st and the 2nd integrator's outputs are given as
Substituting Eq. (6) and (7) into Eq. (5), we get
The transfer function of the proposed ∆ΣAD modulator expressed in Eq. (8) shows the 2nd-order noise shaping characteristic. It is the same as that in Fig. 1 . The equivalence of the two kinds of ∆ΣAD modulator architecture ( Fig. 1 and Fig. 2 ) are confirmed. However, only 3 operation modes are required in the proposed ∆ΣAD modulator, so that the operation speed of modulator can be improved.
Proposed ∆ΣAD Modulator Implementation
Figure 5(a) illustrates the schematic diagram of the proposed ∆ΣAD modulator using SAR ADC and ring amplifier(R-AMP) with the simplified operation phase in this work, its timing diagram is shown in Fig. 5(b) . In the feed-forward ∆ΣAD modulator, the input signal to the loop filter contains only the shaped quantization noise, so that the modulator can reduce the influence of amplifier's non-linearity for higher SNDR [4] . Moreover, the ring amplifier can realize higher gain than traditional amplifier at low supply voltage, and the static current of the ring amplifier is very small, so that the power consumption of the modulator can be maintained low. An asynchronous SAR ADC is used as a 4-bit quantizer. It not only improve the stability of the modulator, but also relax the requirement on the slew-rate of amplifier. The 4-bit SAR ADC have 3 inputs terminal (V U , V o1 and V o2 ), since the SAR ADC converts the summation of them to digital code, the analog adder is realized by capacitor array without amplifier. Although the mismatches among the unit elements in a multi-bit digital-to-analog convertor (DAC) cause the harmonic distortion in the signal band, the dataweighted-averaging (DWA) logic circuit is applied to the ∆ΣAD modulator to reduce the influence of DAC nonlinearity errors [3] . Figure 6 (a) shows the schematic diagram of the proposed charge redistribution asynchronous SAR ADC with passive adder. It consist of capacitor array, a dynamic comparator and asynchronous SAR logic circuits. Capacitors connected to V U , V o2 , V o1 are used for a passive-adder, and the capacitors surround by the dash line are also used as the capacitor DAC for SAR DAC. Figure 7 shows two operation modes for equivalent circuit of passive-adder. In the sampling mode, the bottom plate of sampling capacitors are connected to input signals of V U , V o1 and V o2 , the top plate of sampling capacitors are connected to V cm as shown in Fig. 7(a) , respectively. The capacitor ratio for 3 input signals is 1:1:1, then the total charge stored on the capacitors Q S can be expressed as:
Asynchronous SAR ADC with Passive Adder
In the summation mode shown in Fig. 7(b) , the bottom plate of sampling capacitors are connected to V cm . The total capacitance between the input node of the comparator and V cm is 120C u . The total charge Q C of this summation mode on capacitors is
According to charge conservation law, we have
Then, we get that Equation (12) means that the summation of 3 input signals can be realized by the proposed sampling technique for capacitor array. After the analog input summation is finished, the AD conversion is carried out from MSB to LSB in the successive approximation manner.
Asynchronous SAR logic circuit is shown in Fig. 6(b) , it generates the control signal to drive the capacitor switches of DAC in the SAR ADC. Φ C is enable signal and Φ 2 is reset signal for the asynchronous SAR logic circuit. S1(1) and S1(2), S2(1) and S2(2), S3(1) and S3(2) are control signals for the DAC capacitor switches, which are connected to reference voltages, V DD and GND. S1(0), S2(0) and S3(0) are control signals for the DAC capacitor switches, which are connected to common voltage, V cm . Fig. 6(c) shows the schematic diagram of the double-tail dynamic comparator used in SAR ADC [9] . This topology has less stacking current and therefore it can operate at lower supply voltages. The differential output nodes of the dynamic comparator are followed by a NAND gate as shown in Fig. 6(a) . The inputs of NAND sense the toggle of differential comparator's output to realize the asynchronous operation of the SAR ADC. While the clock signal "CLK" of the comparator is High (M tail1 and M tail2 are off), the output nodes of comparator V OUT P and V OUT N are reset to VDD. While the clock signal "CLK" of the comparator changes from High to Low (M tail1 and M tail2 are turned on), the voltage comparison of two input nodes of V INP and V INN is done, the comparison result appears at nodes of V OUT P and V OUT N . The comparison result(signal "CR") is saved in the DFF(D Flip-flop) of the asynchronous SAR logic circuit provisionally, then the comparator changes to the latch mode. Because these two output nodes are bounded to the inputs of NAND gate, while the voltage comparison is finished, NAND gate outputs a trigger signal "TR" to drive the operation of the asynchronous SAR logic circuit. The buffer "delay1" inserted between the clock signal "TR" and one of the inputs of the 3-input OR gate that can prolong the usable DAC setting time, when the SAR ADC operates at the successive approximation mode. When the comparator makes the decision of the last bit(D0), the signal "CK_Reg" goes high to trigger the 4-bit register, the comparison results D3, D2, D1 (saved in the DFF previously) and the LSB result D0 (the last signal "CR") are transferred to 4-bit register as shown in Fig. 6(b) . The buffer "delay2" is used for delaying the signal "Start" (enable signal of asynchronous SAR logic) that can prolong the setting time of passive adder, to guarantee the the addition result is complete settled (the charge redistribution on capacitor array to be finished) before AD conversion. Figure 6(d) shows the timing diagram of asynchronous SAR logic circuit. In a conventional synchronous SAR ADC, the speed of the comparator clock signal is limited by the worst-case cycle time. However, in the asynchronous SAR ADC, the signal "TR" is generated by NAND gate, so that the conversion steps are executed consecutively. Therefore, the speed of the asynchronous SAR logic is faster than that of the conventional synchronization SAR logic.
As mentioned above, the proposed SAR ADC realizes not only a 4-bit quantizer but also an analog adder with the capacitor array using a comparator, so that the power consumption of modulator can be reduce from the conventional feed-forward modulator using the active adder realized by amplifier. Furthermore, since SAR ADC is implemented by dynamic comparators and asynchronous successive approximation logic circuits [8] , it can work at high speed.
Full Differential Ring Amplifier
The amplifier is the key components of the modulator to realize the integrator, and it is the most power-hungry circuit block in the modulator. Ring amplifier for multiplying digital-to-analog converter (MDAC) circuit has been proposed and demonstrated to reduce the power of the pipeline ADC [6] , [10] . In this work, we use the full differential ring amplifier to reduce the power consumption and to extend the dynamic range of the ∆ΣAD modulator at the same time. Figure 8(a) shows the full differential ring amplifier with switched-capacitor common mode feedback (CMFB) structure. C C s are added to the input nodes of amplifier to realize the amplifier input offset cancellation for the integrator [6] . Figure 8(b) shows the schematic of the ring amplifier's core in the proposed ∆ΣAD modulator with self bias circuit. It is constructed with cascaded 3-stage inverters, so that it is similar to a ring oscillator in the amplifier. The input of the MOSFET M P1 and M N1 is biased at V cm when the ring amplifier forms a feedback loop. Therefore, the M P1 and M N1 operate in the wake inversion region current during the steady state of the amplifier with a very low static. The inverter which consist of M P1 and M N1 behaves as a class-AB amplifier providing high DC-gain and good linearity. Resistor R OS is inserted to the output of the 2nd stage inverter. The R OS not only compress the drain-source voltage of the M P2 and M N2 to the boundary between the weak and strong inversion regions for obtaining both high DC-gain and wide gain-bandwidth product [5] , but also to generate the different offset voltages to the gate of the M P3 and M N3 . During the steady state, the gate-source voltage of the both M P3 and M N3 are set at less than their threshold voltage, thus the M P3 and M N3 are cut off, there is not static current flow thouth the amplifier. During transition state, one of the two transistors M P3 , M N3 is operating in the strong inversion region, while the other one is set to off state completely, so that higher slew rate can be realized. The push-pull inverter which consist of M P3 and M N3 behaves as a class-C amplifier and the rail-to-rail output is allowed for the ring amplifier. The setting time and power consumption of the ring amplifier can be reduced dramatically. Moreover, high threshold voltage M P2,3 and M N2,3 are used in the 2nd and 3rd-stage to extend the stable offset voltage range for the amplifier.
In order to confirm the performance of ring amplifier, SPICE simulation of AC analysis is introduced using the circuit shown in Fig. 9(a) . The SPICE simulation result is shown in Fig. 9(b) . The DC gain of ring amplifier reached to 79dB with 55
• phase margin and 91.8MHz unity-gain bandwidth. Simulation parameters of the ring amplifier are shown in Table 1. 3.3 Multi-Bit DAC and DWA Logic Circuit A 4-bit capacitor DAC is used for the 1st integrator as shown in Fig. 5 , the mismatches among the unit elements in a multibit DAC cause the harmonic distortion in the signal band, the data-weighted-averaging (DWA) logic circuit [11] is applied to the ∆ΣAD modulator to reduce the influence of Fig. 10(a) , (b) and (c), respectively. In the ideal case shown in Fig. 10(a) , the quantization noise is shaped out from the signal band. While the unit-capacitance of DAC is variated without DWA, the non-linearities of DAC raise the in-band noise floor, and cause the harmonic distortion as shown in Fig. 10(b) . On the other hand, while DWA technique is applied, not only the in-band noise but also the harmonic distortion in the signal band are noise-shaped as shown in Fig. 10(c) .
Simulation Results of the Proposed ∆ΣAD Modulator
The propose ∆ΣAD modulator shown in Fig. 5 is designed in TSMC 90 nm CMOS technology. The switched-capacitor integrators are realized by ring amplifier. The quantizer is a 4-bit SAR ADC with the embedded passive adder. 4-bit DAC on the feedback path is constructed by capacitor array. The DWA logic circuit is designed to reduce the influence of the nonlinearities which occurred by the capacitors mismatch of the multi-bit DAC [3] . SPICE simulations have been done to confirm the performance of the modulator and to verify the effectiveness of the proposed architecture. The simulation parameters are shown in Table 2 . Figure 10 (c) shows the simulated spectrum result of the proposed modulator with 1% DAC unit-capacitance mismatches. The peak SNDR of 95.70 dB is reached while OSR = 64 for a sinusoid input at 219.7 kHz with −4.03 dBFS input amplitude (The thermal noise of the modulator is not included in the SPICE simulation). The power consumption of analog part in the proposed modulator is 1.67 mW at 1.2 V supply. The performance of the proposed ∆ΣAD modulator is summarized in Table 3 in comparison with the previous works. Although the signal band of our proposed ∆ΣAD modulator is less than other works, the operation speed and power consumption are comparable to other works. Needless to say, the SNDR and FoMS of the prototype modulator should be degraded from the SPICE simulation results. However, the operation speed and the power consumption often meet the comparable value to simulation results.
Conclusions
A 2nd-order ∆ΣAD modulator with the simplified operation phase using ring amplifier and SAR ADC has been designed in 90nm CMOS technology. Benefit from the reduction of the number of the ∆ΣAD modulator operation phase, the speed of ∆ΣAD modulator can be improved. Moreover, the ∆ΣAD modulator is designed as the 2nd-order feed-forward architecture for reducing the influence of amplifier's nonlinearity, and the SAR quantizer with passive-adder is used instead of quantizer and active adder. The ∆ΣAD modulator circuit is realized by dynamic amplifier and a dynamic comparator, therefore the power consumption can be kept at a low level. Simulation results show the feasibility of the proposed ∆ΣAD modulator.
